Via Design for 112 Gbps & Beyond: Theory & Reality

Event Time

Thursday, January 30 8:00 AM - 8:45 AM Pacific Time (US & Canada)

Info Alert

Create or Log in to My Show Planner to see Videos and Resources.

Info Alert

Your account does not have access to this session.

Videos

Resources

Create or Log in to My Show Planner to see Videos and Resources.


{{chatHeaderContent}}

{{chatBodyContent}}

Resources

Create or Log in to My Show Planner to see Videos and Resources.


Info Alert

This Session Has Not Started Yet

Be sure to come back after the session starts to have access to session resources.

Event Location

Location: Ballroom B


Event Information

Title: Via Design for 112 Gbps & Beyond: Theory & Reality

Description:

This work presents a novel approach of via structure design and optimization, for 112 and 224 Gbps applications. As data rates go up, via structures are becoming increasingly important for signal integrity yet increasingly challenging in successful real-life implementation due to the necessity of tighter control over via structure properties such as signal reflection, dissipation, and crosstalk at higher frequencies. Via structure design is often becoming the limiting factor for the ultra-high-speed channel performance. To make matters worse via structures electrical performance at high frequencies is often dominated by PCBs and Package manufacturing variations. We explore the physics of via structures, conditions and metrics for signal localization up to 60-80 GHz range. A novel approach is introduced to design for robustness against manufacturing variation, stackup adjustments due to copper density or multi-sourcing support, and geometry variations. We demonstrate a practical design methodology prioritizing low sensitivity to these factors while meeting the low reflection criteria. The paper culminates with insights into the practical discrepancies between theoretical designs and manufactured via structures, bridging the theory with reality.

Type: Technical Paper Session


Categories

Primary Track

  • 13. Modeling, Analysis & Optimization of Interconnects

Secondary Track

  • 06. System Co-Design: Modeling, Simulation & Measurement Validation

Education Level

  • All

Discipline

  • PCB Design
  • Signal Integrity
  • Test & Measurement

Pass Type

  • All Access Conference Pass
  • 2 Day Conference Pass (W-Th)
  • Education Pass
  • Author
  • Media
  • Speaker

Speakers


Notes

Create or Log in to My Show Planner to see Notes